No. | Partie # | Fabricant | Description | Fiche Technique |
---|---|---|---|---|
|
|
Renesas |
32-bit MCU ■ 32-bit RX CPU core • Max. operating frequency: 32 MHz Capable of 50 DMIPS in operation at 32 MHz • Accumulator handles 64-bit results (for a single instruction) from 32-bit × 32-bit operations • Multiplication and division unit handles 32-bit × 32- |
|
|
|
Renesas |
32-bit MCU ■ 32-bit RX CPU core • Max. operating frequency: 32 MHz Capable of 50 DMIPS in operation at 32 MHz • Accumulator handles 64-bit results (for a single instruction) from 32-bit × 32-bit operations • Multiplication and division unit handles 32-bit × 32- |
|
|
|
Renesas |
32-bit MCU ■ 32-bit RX CPU core • Max. operating frequency: 32 MHz Capable of 50 DMIPS in operation at 32 MHz • Accumulator handles 64-bit results (for a single instruction) from 32-bit × 32-bit operations • Multiplication and division unit handles 32-bit × 32- |
|
|
|
Renesas |
32-bit MCU ■ 32-bit RX CPU core • Max. operating frequency: 32 MHz Capable of 50 DMIPS in operation at 32 MHz • Accumulator handles 64-bit results (for a single instruction) from 32-bit × 32-bit operations • Multiplication and division unit handles 32-bit × 32- |
|
|
|
Renesas |
32-bit MCU ■ 32-bit RX CPU core • Max. operating frequency: 32 MHz Capable of 50 DMIPS in operation at 32 MHz • Accumulator handles 64-bit results (for a single instruction) from 32-bit × 32-bit operations • Multiplication and division unit handles 32-bit × 32- |
|
|
|
Renesas |
32-bit MCU ■ 32-bit RX CPU core • Max. operating frequency: 32 MHz Capable of 50 DMIPS in operation at 32 MHz • Accumulator handles 64-bit results (for a single instruction) from 32-bit × 32-bit operations • Multiplication and division unit handles 32-bit × 32- |
|