M15F2G16128A-DEBG2L डाटा शीट PDF( Datasheet )

डेटा पत्रक ( Datasheet PDF )

भाग संख्या	विवरण	मैन्युफैक्चरर्स	PDF
M15F2G16128A-DEBG2L	DDR3 SDRAM ESMT DDR3 SDRAM (Preliminary) Feature Interface and Power Supply ˗ SSTL_15: VDD/VDDQ = 1.5V(±0.075V) JEDEC DDR3 Compliant ˗ 8n Prefetch Architecture ˗ Differential Clock (CK/ CK ) and Data Strobe (DQS/ DQ	ESMT	PDF
M15F2G16128A-DEBG2L	16M x 16 Bit x 8 Banks DDR3 SDRAM ESMT DR3 SDRAM Feature  Interface and Power Supply ˗ SSTL_15: VDD/VDDQ = 1.5V(±0.075V)  JEDEC DDR3 Compliant ˗ 8n Prefetch Architecture ˗ Differential Clock (CK/ CK ) and Data Strobe (DQS/ DQS ) ˗ Do	ESMT	PDF
M15F2G16128A-DEBG2LS	DDR3 SDRAM ESMT DDR3 SDRAM (Preliminary) Feature Interface and Power Supply ˗ SSTL_15: VDD/VDDQ = 1.5V(±0.075V) JEDEC DDR3 Compliant ˗ 8n Prefetch Architecture ˗ Differential Clock (CK/ CK ) and Data Strobe (DQS/ DQ	ESMT	PDF
M15F2G16128A-DEBG2LS	16M x 16 Bit x 8 Banks DDR3 SDRAM ESMT DR3 SDRAM Feature  Interface and Power Supply ˗ SSTL_15: VDD/VDDQ = 1.5V(±0.075V)  JEDEC DDR3 Compliant ˗ 8n Prefetch Architecture ˗ Differential Clock (CK/ CK ) and Data Strobe (DQS/ DQS ) ˗ Do	ESMT	PDF

शेयर लिंक :

[1]