डेटा पत्रक ( Datasheet PDF ) |
भाग संख्या | विवरण | मैन्युफैक्चरर्स | |
54S15 | STTL type three 3-input AND gate 54S15/74S15 STTL 型三 3 输入与门(OC) 典型参数: tpd=5.5ns Pd=29mW/每门 线路图(1/3)
逻辑符号:
逻辑式: 逻辑表:
A H L × × 输入 B H × L × C H × × L 输出 Y H L L L
� |
TW |
|
54S189 | 64-Bit RAM | Fairchild Semiconductor |
|
54S189 | 64-Bit Bipolar Scratch Pad Memory | Signetics |
|
54S112 | STTL double-J-K flip-flop | TW |
|
54S138 | STTL type 3-to-8 line decoder/demodulator | BDTIC |
|
54S161 | Synchronous 4-Bit Binary Counters | National Semiconductor |
|
54S163 | Synchronous 4-Bit Binary Counters | National Semiconductor |
|
54S10 | STTL type three 3-input NAND gate | TW |
|
54S15 | STTL type three 3-input AND gate | TW |
www.DataSheet.in | 2017 | संपर्क |