डेटा पत्रक ( Datasheet PDF ) |
भाग संख्या | विवरण | मैन्युफैक्चरर्स | |
SN74LS11 | TRIPLE 3-INPUT AND GATE TRIPLE 3-INPUT AND GATE
SN54/74LS11
VCC 14 13 12 11 10
9
8
TRIPLE 3-INPUT AND GATE LOW POWER SCHOTTKY
1234567 GND
GUARANTEED OPERATING RANGES
Symbol
Parameter
VCC
Supply Voltage
TA Operating Ambient |
Motorola |
|
SN74LS11 | TRIPLE 3-INPUT POSITIVE-AND GATES SN54LS11, SN54S11,
SN74LS11, SN74S11
TRIPLE 3-INPUT POSITIVE-AND GATES
SDLS131 – APRIL 1985 – REVISED MARCH 1988
PRODUCTION DATA information is current as of publication date. Products conform to specifica |
etcTI |
|
SN74LS112A | Dual J-K Negative-Edge-Triggered Flip-Flops PACKAGE OPTION ADDENDUM
www.ti.com
24-Aug-2018
PACKAGING INFORMATION
Orderable Device JM38510/07102BEA
Status Package Type Package Pins Package
(1)
Drawing
Qty
ACTIVE
CDIP
J 16 1
Eco Plan
(2)
TBD
J |
etcTI |
|
SN74LS112A | DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP
The SN54 / 74LS112A dual JK flip-flop features individual J, K, clock, and asynchronous set and clear inputs to each flip-flop. When the clock goes HIGH, the inputs are |
Motorola |
|
SN74LS113A | DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP
The SN54 / 74LS113A offers individual J, K, set, and clock inputs. These monolithic dual flip-flops are designed so that when the clock goes HIGH, the inputs are enable |
Motorola |
|
SN74LS114A | DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP SN54/74LS114A DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP
The SN54/ 74LS114A offers common clock and common clear inputs and individual J, K, and set inputs. These monolithic dual flip-flops are designed so that |
Motorola |
www.DataSheet.in | 2017 | संपर्क |