डेटा पत्रक ( Datasheet PDF ) |
भाग संख्या | विवरण | मैन्युफैक्चरर्स | |
PACE1753 | CMOS MMU/COMBO PACE1753 SINGLE CHIP, 40MHz CMOS MMU/COMBO
FEATURES
Implements the MIL-STD-1750A Instruction Set Architecture for Memory Management and Protection of up to 1 Megaword. All mapping memory (10,240 bits) for both |
PYRAMID |
|
PACE1753-SOS | CMOS/SOS SPACE PROCESSOR MICROPERIPHERAL PACE1753/SOS SINGLE CHIP, MIL-STD-1750A MEMORY MANAGEMENT UNIT (MMU) CMOS/SOS SPACE PROCESSOR MICROPERIPHERAL
FEATURES
Implements the MIL-STD-1750A Instruction Set Architecture for Memory Management and Protec |
PYRAMID |
www.DataSheet.in | 2017 | संपर्क |