DataSheet.in

PZ5032 डेटा पत्रक PDF( Datasheet डाउनलोड )


डेटा पत्रक - 32 macrocell CPLD - Philips

भाग संख्या PZ5032
समारोह 32 macrocell CPLD
मैन्युफैक्चरर्स Philips 
लोगो Philips लोगो 
पूर्व दर्शन
1 Page
		
<?=PZ5032?> डेटा पत्रक पीडीएफ

PZ5032 pdf
Philips Semiconductors
32 macrocell CPLD
Product specification
PZ5032
FEATURES
Industry’s first TotalCMOSPLD – both CMOS design and
process technologies
Fast Zero Power (FZP) design technique provides ultra-low
power and very high speed
High speed pin-to-pin delays of 6ns
Ultra-low static power of less than 75µA
Dynamic power that is 70% lower at 50MHz than competing
devices
100% routable with 100% utilization while all pins and all
macrocells are fixed
Deterministic timing model that is extremely simple to use
2 clocks with programmable polarity at every macrocell
Support for complex asynchronous clocking
Innovative XPLAarchitecture combines high speed with
extreme flexibility
1000 erase/program cycles guaranteed
20 years data retention guaranteed
Logic expandable to 37 product terms
PCI compliant
Advanced 0.5µ E2CMOS process
Security bit prevents unauthorized access
Design entry and verification using industry standard and Philips
CAE tools
Reprogrammable using industry standard device programmers
Innovative Control Term structure provides either sum terms or
product terms in each logic block for:
Programmable 3-State buffer
Asynchronous macrocell register preset/reset
Programmable global 3-State pin facilitates ‘bed of nails’ testing
without using logic resources
Available in both PLCC and TQFP packages
Available in both Commercial and Industrial grades
Table 1. PZ5032 Features
PZ5032
Usable gates
1000
Maximum inputs
36
Maximum I/Os
32
Number of macrocells
32
I/O macrocells
32
Buried macrocells
0
Propagation delay (ns)
6.0
Packages
44-pin PLCC, 44-pin TQFP
DESCRIPTION
The PZ5032 CPLD (Complex Programmable Logic Device) is the
first in a family of Fast Zero Power (FZP) CPLDs from Philips
Semiconductors. These devices combine high speed and zero
power in a 32 macrocell CPLD. With the FZPdesign technique,
the PZ5032 offers true pin-to-pin speeds of 6ns, while
simultaneously delivering power that is less than 75µA at standby
without the need for ‘turbo bits’ or other power down schemes. By
replacing conventional sense amplifier methods for implementing
product terms (a technique that has been used in PLDs since the
bipolar era) with a cascaded chain of pure CMOS gates, the
dynamic power is also substantially lower than any competing CPLD
– 70% lower at 50MHz. These devices are the first TotalCMOS
PLDs, as they use both a CMOS process technology and the
patented full CMOS FZPdesign technique. For 3V applications,
Philips also offers the high speed PZ3032 CPLD that offers these
features in a full 3V implementation.
The Philips FZPCPLDs introduce the new patent-pending XPLA
(eXtended Programmable Logic Array) architecture. The XPLA
architecture combines the best features of both PLA and PALtype
structures to deliver high speed and flexible logic allocation that
results in superior ability to make design changes with fixed pinouts.
The XPLAstructure in each logic block provides a fast 6ns PAL
path with 5 dedicated product terms per output. This PALpath is
joined by an additional PLA structure that deploys a pool of 32
product terms to a fully programmable OR array that can allocate
the PLA product terms to any output in the logic block. This
combination allows logic to be allocated efficiently throughout the
logic block and supports as many as 37 product terms on an output.
The speed with which logic is allocated from the PLA array to an
output is only 2ns, regardless of the number of PLA product terms
used, which results in worst case tPD’s of only 8ns from any pin to
any other pin. In addition, logic that is common to multiple outputs
can be placed on a single PLA product term and shared across
multiple outputs via the OR array, effectively increasing design
density.
The PZ5032 CPLDs are supported by industry standard CAE tools
(Cadence, Mentor, Synopsys, Synario, Viewlogic, OrCAD), using
text (Abel, VHDL, Verilog) and/or schematic entry. Design
verification uses industry standard simulators for functional and
timing simulation. Development is supported on personal computer,
Sparc, and HP platforms. Device fitting uses either Minc or Philips
Semiconductors-developed tools.
The PZ5032 CPLD is reprogrammable using industry standard
device programmers from vendors such as Data I/O, BP
Microsystems, SMS, and others.
PAL is a registered trademark of Advanced Micro Devices, Inc.
1997 Feb 20
72
853–1853 17781
Free Datasheet http://www.Datasheet4U.com

विन्यास 14 पेज
डाउनलोड[ PZ5032 Datasheet.PDF ]


शेयर लिंक


अनुशंसा डेटापत्रक

भाग संख्याविवरणविनिर्माण
PZ503232 macrocell CPLDPhilips
Philips
PZ5032-10A4432 Macrocell PLDINTEGRATED CIRCUIT ENGINEERING
INTEGRATED CIRCUIT ENGINEERING


भाग संख्याविवरणविनिर्माण
30L120CTSchottky RectifierPFC Device
PFC Device
AT28C010-12DKSpace 1-MBit (128K x 8) Paged Parallel EEPROMATMEL
ATMEL
B20NM50FDN-CHANNEL POWER MOSFETSTMicroelectronics
STMicroelectronics
D8442SD844SavantIC
SavantIC
FAE391-A20AM/FM Automotive Electronic TunerMitsumi
Mitsumi


Index : 0  1  2  3  4  5  6  7  8  9  A  B  C  D  E  F  G  H  I  J  K  L  M  N  O  P  Q  R  S  T  U  V  W  X  Y  Z



www.DataSheet.in    |   2017   |  संपर्क   |   खोज     |   English