DataSheet.in

FIN212AC डेटा पत्रक PDF( Datasheet डाउनलोड )


डेटा पत्रक - 12-Bit Serializer Deserializer - Fairchild Semiconductor

भाग संख्या FIN212AC
समारोह 12-Bit Serializer Deserializer
मैन्युफैक्चरर्स Fairchild Semiconductor 
लोगो Fairchild Semiconductor लोगो 
पूर्व दर्शन
1 Page
		
<?=FIN212AC?> डेटा पत्रक पीडीएफ

FIN212AC pdf
Pin Definitions
Pin
I/O type
# of
Pins
Description of Signals
DP[1:12]
CMOS-I/O 12 LV-CMOS Parallel I/O. Direction controlled by DIRI pin.
CKREF
CMOS-IN 1 LV-CMOS clock input and PLL reference.
STROBE
CMOS-IN 1 LV-CMOS strobe input for latching data into the serializer.
CKP
DSO+(DSI-)(1)
DSO-(DSI+)
CMOS-
OUT
DIFF-I/O
1 LV-CMOS word clock output.
2
CTL Differential serial I/O data signals.(2)
DS(I)+: Positive signal of DS(I) pair; DS(I)-: Negative signal of DS(I) pair.
CKSI+, CKSI-
DIFF-IN
2
CTL Differential deserializer input bit clock.
CKSI+: Positive signal of CKSI pair; CKSI-: Negative signal of CKSI pair.
CKSO+,
CKSO-
CTL Differential serializer output bit clock.
DIFF-OUT 2 CKSO+: Positive signal of CKSO pair;
CKSO-: Negative signal of CKSO pair.
S0, S1
CMOS-IN
1
DIRI=1: signals are used to define frequency range for the PLL. DIRI=0:
Signals are used to define the edge rate of the deserializer parallel I/Os.
PLL0(PWS0) CMOS-IN
1
DIRI=1: PLL0 signal is used to divide or adjust the serial frequency.
DIRI=0: PWS0 signal is used to set the width of the CKP output pulse.
PLL1(PWS1) CMOS-IN
1
DIRI=1: PLL1 Signal is used to divide the serial frequency.
DIRI=0: PWS1 pin controls the output pulse width.
TEST /
(XTRM)
DIRI=1: TEST=0, Normal Operation. DIRI=0: Termination enable
CMOS_IN 1 functionality for deserializer. XTRM=0 Internal termination. XTRM=1
External termination required. Ground this pin for serializer.
CTL_ADJ
(GND)
CMOS_IN
1
Adjusts CTL drive for serializer. Ground this pin for deserializer.
DIRI
IN
1
LV-CMOS Control Input. Used to control direction of data flow: DIRI= “1”
Serializer, DIRI=“0” Deserializer
/DIRO
OUT
1 LV-CMOS Output. Inversion of DIRI in normal operation mode.
VDDP
Supply
1 Power supply for parallel I/O and translation circuitry.
VDDS
Supply
1 Power supply for core and serial I/O.
VDDA
Supply
1 Power supply for analog PLL circuitry.
GND
Supply
0
Ground center pad, ground D4, E3 and NCs for 42-ball BGA. Ground B5,
C2, C4 for 36-ball BGA.
Notes:
1. () Indicate deserializer functionality when DIRI=0.
2. The DS serial port pins are arranged such that when one device is rotated 180 degrees from the other device,
the serial connections properly align without the need for any traces or cable signals to cross. Other layout
orientations may require that traces or cables cross.
3. All unused LV-CMOS input signals should be connected to GND or VDDP. Signals can be connected directly to
the rail or through a resistor.
4. All unused LV-CMOS output signals should be allowed to float.
© 2006 Fairchild Semiconductor Corporation
FIN212AC Rev. 1.0.1
2
www.fairchildsemi.com

विन्यास 22 पेज
डाउनलोड[ FIN212AC Datasheet.PDF ]


शेयर लिंक


अनुशंसा डेटापत्रक

भाग संख्याविवरणविनिर्माण
FIN212AC12-Bit Serializer DeserializerFairchild Semiconductor
Fairchild Semiconductor


भाग संख्याविवरणविनिर्माण
30L120CTSchottky RectifierPFC Device
PFC Device
AT28C010-12DKSpace 1-MBit (128K x 8) Paged Parallel EEPROMATMEL
ATMEL
B20NM50FDN-CHANNEL POWER MOSFETSTMicroelectronics
STMicroelectronics
D8442SD844SavantIC
SavantIC
FAE391-A20AM/FM Automotive Electronic TunerMitsumi
Mitsumi


Index : 0  1  2  3  4  5  6  7  8  9  A  B  C  D  E  F  G  H  I  J  K  L  M  N  O  P  Q  R  S  T  U  V  W  X  Y  Z



www.DataSheet.in    |   2017   |  संपर्क   |   खोज     |   English