DataSheet.in

XC2S100E डेटा पत्रक PDF( Datasheet डाउनलोड )


डेटा पत्रक - (XC2SxxxE) Spartan IIE 1.8V FPGA Family - Xilinx

भाग संख्या XC2S100E
समारोह (XC2SxxxE) Spartan IIE 1.8V FPGA Family
मैन्युफैक्चरर्स Xilinx 
लोगो Xilinx लोगो 
पूर्व दर्शन
1 Page
		
<?=XC2S100E?> डेटा पत्रक पीडीएफ

XC2S100E pdf
R
DS077-1 (v2.2) July 28, 2004
06 Spartan-IIE 1.8V FPGA Family:
Introduction and Ordering
Information
0 0 Product Specification
Introduction
The Spartan™-IIE 1.8V Field-Programmable Gate Array
family gives users high performance, abundant logic
resources, and a rich feature set, all at an exceptionally low
price. The seven-member family offers densities ranging
from 50,000 to 600,000 system gates, as shown in Table 1.
System performance is supported beyond 200 MHz.
Spartan-IIE devices deliver more gates, I/Os, and features
per dollar than other FPGAs by combining advanced pro-
cess technology with a streamlined architecture based on
the proven Virtex™-E platform. Features include block RAM
(to 288K bits), distributed RAM (to 221,184 bits), 19 select-
able I/O standards, and four DLLs (Delay-Locked Loops).
Fast, predictable interconnect means that successive
design iterations continue to meet timing requirements.
The Spartan-IIE family is a superior alternative to
mask-programmed ASICs. The FPGA avoids the initial cost,
lengthy development cycles, and inherent risk of
conventional ASICs. Also, FPGA programmability permits
design upgrades in the field with no hardware replacement
necessary (impossible with ASICs).
Features
• Second generation ASIC replacement technology
- Densities as high as 15,552 logic cells with up to
600,000 system gates
- Streamlined features based on Virtex-E
architecture
- Unlimited in-system reprogrammability
- Very low cost
- Advanced 0.15 micron technology
• System level features
- SelectRAM+™ hierarchical memory:
· 16 bits/LUT distributed RAM
· Configurable 4K-bit true dual-port block RAM
· Fast interfaces to external RAM
- Fully 3.3V PCI compliant to 64 bits at 66 MHz and
CardBus compliant
- Low-power segmented routing architecture
- Dedicated carry logic for high-speed arithmetic
- Efficient multiplier support
- Cascade chain for wide-input functions
- Abundant registers/latches with enable, set, reset
- Four dedicated DLLs for advanced clock control
· Eliminate clock distribution delay
· Multiply, divide, or phase shift
- Four primary low-skew global clock distribution nets
- IEEE 1149.1 compatible boundary scan logic
• Versatile I/O and packaging
- Pb-free package options
- Low-cost packages available in all densities
- Family footprint compatibility in common packages
- 19 high-performance interface standards
· LVTTL, LVCMOS, HSTL, SSTL, AGP, CTT, GTL
· LVDS and LVPECL differential I/O
- Up to 205 differential I/O pairs that can be input,
output, or bidirectional
- Hot swap I/O (CompactPCI friendly)
• Fully supported by powerful Xilinx ISE development
system
- Fully automatic mapping, placement, and routing
- Integrated with design entry and verification tools
- Extensive IP library including DSP functions and
soft processors
Table 1: Spartan-IIE FPGA Family Members
Device
Logic
Cells
Typical
System Gate Range
(Logic and RAM)
CLB
Array
(R x C)
Total
CLBs
Maximum
Available
User I/O(1)
Maximum
Differential
I/O Pairs
Distributed Block RAM
RAM Bits
Bits
XC2S50E 1,728
23,000 - 50,000
16 x 24 384
182
83
24,576
32K
XC2S100E 2,700
37,000 - 100,000
20 x 30 600
202
86
38,400
40K
XC2S150E 3,888
52,000 - 150,000
24 x 36 864
265
114
55,296
48K
XC2S200E 5,292
71,000 - 200,000
28 x 42 1,176
289
120
75,264
56K
XC2S300E 6,912
93,000 - 300,000
32 x 48 1,536
329
120
98,304
64K
XC2S400E 10,800
145,000 - 400,000
40 x 60 2,400
410
172
153,600
160K
XC2S600E 15,552
210,000 - 600,000
48 x 72 3,456
514
205
221,184
288K
Notes:
1. User I/O counts include the four global clock/user input pins. See details in Table 2, page 3
© 2004 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm.
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.
DS077-1 (v2.2) July 28, 2004
Product Specification
www.xilinx.com
1-800-255-7778
1

विन्यास 30 पेज
डाउनलोड[ XC2S100E Datasheet.PDF ]


शेयर लिंक


अनुशंसा डेटापत्रक

भाग संख्याविवरणविनिर्माण
XC2S100Platform Flash In-System Programmable Configuration PROMSXilinx
Xilinx
XC2S100ESpartan-IIE 1.8V FPGA FamilyXilinx
Xilinx


भाग संख्याविवरणविनिर्माण
30L120CTSchottky RectifierPFC Device
PFC Device
AT28C010-12DKSpace 1-MBit (128K x 8) Paged Parallel EEPROMATMEL
ATMEL
B20NM50FDN-CHANNEL POWER MOSFETSTMicroelectronics
STMicroelectronics
D8442SD844SavantIC
SavantIC
FAE391-A20AM/FM Automotive Electronic TunerMitsumi
Mitsumi


Index : 0  1  2  3  4  5  6  7  8  9  A  B  C  D  E  F  G  H  I  J  K  L  M  N  O  P  Q  R  S  T  U  V  W  X  Y  Z



www.DataSheet.in    |   2017   |  संपर्क   |   खोज     |   English