DataSheet.in

TDA9144 डेटा पत्रक PDF( Datasheet डाउनलोड )


डेटा पत्रक - I2C-bus controlled/ alignment-free PAL/NTSC/SECAM decoder/sync processor with PALplus helper demodulator - NXP

भाग संख्या TDA9144
समारोह I2C-bus controlled/ alignment-free PAL/NTSC/SECAM decoder/sync processor with PALplus helper demodulator
मैन्युफैक्चरर्स NXP 
लोगो NXP लोगो 
पूर्व दर्शन
1 Page
		
<?=TDA9144?> डेटा पत्रक पीडीएफ

TDA9144 pdf
Philips Semiconductors
Preliminary specification
I2C-bus controlled, alignment-free PAL/NTSC/SECAM
TDA9144
decoder/sync processor with PALplus helper demodulator
FEATURES
Multi-standard colour decoder and sync processor for
PAL, NTSC and SECAM
PALplus helper demodulator
PALplus helper blanking and EDTV-2 blanking
I2C-bus controlled
I2C-bus addresses hardware selectable
Pin compatible with TDA9141
Alignment free
Few external components
Designed for use with baseband delay lines
Integrated video filters
Adjustable luminance delay
Noise detector with I2C-bus read-out
Norm/no_norm detector with I2C-bus read-out
CVBS or Y/C input, with automatic detection possibility
CVBS output provided I2C-bus address 8A is used
Vertical divider system
Two-level sandcastle signal
VA synchronization pulse (3-state)
HA synchronization pulse or clamping pulse CLP
input/output
Line-locked clock output (6.75 MHz or 6.875 MHz) or
stand-alone I2C-bus output port
Stand-alone I2C-bus input/output port
Colour matrix and fast YUV switch
Comb filter enable input/output with subcarrier
frequency
Internal bypass mode of external delay line for PALplus
and NTSC applications
Low power standby mode with 3-state YUV outputs
Fast blanking detector with I2C-bus read-out
Blanked or unblanked sync on Yout by I2C-bus bit BSY
internal MACROVISION gating for the horizontal PLL
enabled by bus bit EMG.
GENERAL DESCRIPTION
The TDA9144 is an I2C-bus controlled, alignment-free
PAL/NTSC/SECAM decoder/sync processor with helper
demodulator for PALplus signals and blanking facilities for
PALplus and EDTV-2 signals. The TDA9144 has been
designed for use with baseband chrominance delay lines,
and has a combined subcarrier frequency/comb filter
enable signal for communication with a PAL/NTSC comb
filter.
The IC can process both CVBS input signals and Y/C input
signals. The input signal is available on an output pin, in
the event of a Y/C signal, it is added into a CVBS signal.
The sync processor provides a two-level sandcastle, a
horizontal pulse (CLP or HA pulse, bus selectable) and a
vertical (VA) pulse. When the HA pulse is selected, a
line-locked clock (LLC) signal is available at the output port
pin (6.75 MHz or 6.875 MHz).
A fast switch can select either the internal Y signal with the
UV input signals, or YUV signals made of the RGB input
signals. The RGB input signals can be clamped with either
the internal or an external clamping signal.
Two pins with an input/output port and an output port of the
I2C-bus are available.
The I2C-bus address of the TDA9144 is hardware
programmable.
The TDA9144 is pin compatible with the TDA9141
(multistandard decoder/sync processor).
ORDERING INFORMATION
TYPE
NUMBER
NAME
TDA9144 SDIP32
PACKAGE
DESCRIPTION
plastic shrink dual in-line package; 32 leads (400 mil)
VERSION
SOT232-1
1996 Jan 17
2

विन्यास 30 पेज
डाउनलोड[ TDA9144 Datasheet.PDF ]


शेयर लिंक


अनुशंसा डेटापत्रक

भाग संख्याविवरणविनिर्माण
TDA9141PAL/NTSC/SECAM decoder/sync processorNXP
NXP
TDA9143I2C-bus controlled/ alignment-free PAL/NTSC/SECAM decoder/sync processorNXP
NXP


भाग संख्याविवरणविनिर्माण
30L120CTSchottky RectifierPFC Device
PFC Device
AT28C010-12DKSpace 1-MBit (128K x 8) Paged Parallel EEPROMATMEL
ATMEL
B20NM50FDN-CHANNEL POWER MOSFETSTMicroelectronics
STMicroelectronics
D8442SD844SavantIC
SavantIC
FAE391-A20AM/FM Automotive Electronic TunerMitsumi
Mitsumi


Index : 0  1  2  3  4  5  6  7  8  9  A  B  C  D  E  F  G  H  I  J  K  L  M  N  O  P  Q  R  S  T  U  V  W  X  Y  Z



www.DataSheet.in    |   2017   |  संपर्क   |   खोज     |   English