DataSheet.in

IDT70V7599S डेटा पत्रक PDF( Datasheet डाउनलोड )


डेटा पत्रक - HIGH-SPEED 3.3V 128K x 36 SYNCHRONOUS BANK-SWITCHABLE DUAL-PORT STATIC RAM - IDT

भाग संख्या IDT70V7599S
समारोह HIGH-SPEED 3.3V 128K x 36 SYNCHRONOUS BANK-SWITCHABLE DUAL-PORT STATIC RAM
मैन्युफैक्चरर्स IDT 
लोगो IDT लोगो 
पूर्व दर्शन
1 Page
		
<?=IDT70V7599S?> डेटा पत्रक पीडीएफ

IDT70V7599S pdf
IDT70V7599S
High-Speed 128K x 36 Synchronous Bank-Switchable Dual-Port Static RAM
Industrial and Commercial Temperature Ranges
Description:
The IDT70V7599 is a high-speed 128Kx36 (4Mbit) synchronous
Bank-Switchable Dual-Ported SRAM organized into 64 independent
2Kx36 banks. The device has two independent ports with separate
control, address, and I/O pins for each port, allowing each port to access
any 2Kx36 memory block not already accessed by the other port.
Accesses by the ports into specific banks are controlled via the bank
address pins under the user's direct control.
Registers on control, data, and address inputs provide minimal setup
and hold times. The timing latitude provided by this approach allows
systems to be designed with very short cycle times. With an input data
register, the IDT70V7599 has been optimized for applications having
unidirectional or bidirectional data flow in bursts. An automatic power down
feature, controlled by CE0 and CE1, permits the on-chip circuitry of each
port to enter a very low standby power mode. The dual chip enables also
facilitate depth expansion.
The 70V7599 can support an operating voltage of either 3.3V or 2.5V
on one or both ports, controllable by the OPT pins. The power supply for
the core of the device(VDD) remains at 3.3V. Please refer also to the
functional description on page 19.
Pin Configuration(1,2,3,4)
A1 A2
A3 A4
A5 A6 A7
A8 A9
A10 A11 A12
A13 A14 A15 A16 A17
IO19L IO18L VSS TDO NC BA5L BA1L A8L BE1L VDD CLKL CNTENL A4L A0L OPTL I/O17L VSS
B1 B2 B3 B4 B5 B6 B7 B8 B9 B10 B11 B12 B13 B14 B15 B16 B17
I/O20R VSS I/O18R TDI NC BA2L A9L BE2L CE0L VSS ADSL A5L A1L VSS VDDQR I/O16L I/O15R
C1 C2 C3 C4 C5 C6 C7 C8 C9 C10 C11 C12 C13 C14 C15 C16 C17
VDDQL I/O19R VDDQR PL/FTL NC BA3L A10L BE3L CE1L VSS R/WL A6L A2L VDD I/O16R I/O15L VSS
D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 D12 D13 D14 D15 D16 D17
I/O22L VSS I/O21L I/O20L BA4L BA0L A7L BE0L VDD OEL REPEATL A3L VDD I/O17R VDDQL I/O14L I/O14R
E1 E2 E3 E4
I/O23L I/O22R VDDQR I/O21R
E14 E15 E16 E17
I/O12L I/O13R VSS I/O13L
F1 F2 F3 F4
VDDQL I/O23R I/O24L VSS
F14 F15 F16 F17
VSS I/O12R I/O11L VDDQR
G1 G2 G3 G4
I/O26L VSS I/O25L I/O24R
G14 G15 G16 G17
I/O9L VDDQL I/O10L I/O11R
H1 H2 H3 H4
VDD I/O26R VDDQR I/O25R
J1 J2 J3 J4
VDDQL VDD VSS VSS
K1 K2 K3 K4
I/O28R VSS I/O27R VSS
70V7599BF
BF208(5)
208-Pin fpBGA
Top View(6)
H14 H15 H16 H17
VDD IO9R VSS I/O10R
J14 J15 J16 J17
VSS VDD VSS VDDQR
K14 K15 K16 K17
I/O7R VDDQL I/O8R VSS
L1 L2 L3 L4
I/O29R I/O28L VDDQR I/O27L
L14 L15 L16 L17
I/O6R I/O7L VSS I/O8L
M1 M2 M3 M4
VDDQL I/O29L I/O30R VSS
M14 M15 M16 M17
VSS I/O6L I/O5R VDDQR
N1 N2 N3 N4
I/O31L VSS I/O31R I/O30L
N14 N15 N16 N17
I/O3R VDDQL I/O4R I/O5L
P1 P2 P3 P4 P5 P6 P7 P8 P9 P10 P11 P12 P13 P14 P15 P16 P17
I/O32R I/O32L VDDQR I/O35R TRST BA5R BA1R A8R BE1R VDD CLKR CNTENR A4R I/O2L I/O3L VSS I/O4L
R1 R2 R3 R4 R5 R6 R7 R8 R9 R10 R11 R12 R13 R14 R15 R16 R17
VSS I/O33L I/O34R TCK NC BA2R A9R BE2R CE0R VSS ADSR A5R A1R VSS VDDQL I/O1R VDDQR
T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17
I/O33R I/O34L VDDQL TMS NC BA3R A10R BE3R CE1R VSS R/WR A6R A2R VSS I/O0R VSS I/O2R
U1 U2 U3 U4 U5 U6 U7 U8 U9 U10
VSS I/O35L PL/FTR NC BA4R BA0R A7R BE0R VDD OER
U12 U13 U14 U15 U16 U17
A3R A0R VDD OPTR I/O0L I/O1L
NOTES:
5626 drw 02c
1. All VDD pins must be connected to 3.3V power supply.
2. All VDDQ pins must be connected to appropriate power supply: 3.3V if OPT pin for that port is set to VIH (3.3V), and 2.5V if OPT pin for that port is
set to VIL (0V).
3. All VSS pins must be connected to ground supply.
4. Package body is approximately 15mm x 15mm x 1.4mm with 0.8mm ball pitch.
5. This package code is used to reference the package diagram.
6. This text does not indicate orientation of the actual part-marking.
6.422

विन्यास 22 पेज
डाउनलोड[ IDT70V7599S Datasheet.PDF ]


शेयर लिंक


अनुशंसा डेटापत्रक

भाग संख्याविवरणविनिर्माण
IDT70V7599SHIGH-SPEED 3.3V 128K x 36 SYNCHRONOUS BANK-SWITCHABLE DUAL-PORT STATIC RAMIDT
IDT


भाग संख्याविवरणविनिर्माण
30L120CTSchottky RectifierPFC Device
PFC Device
AT28C010-12DKSpace 1-MBit (128K x 8) Paged Parallel EEPROMATMEL
ATMEL
B20NM50FDN-CHANNEL POWER MOSFETSTMicroelectronics
STMicroelectronics
D8442SD844SavantIC
SavantIC
FAE391-A20AM/FM Automotive Electronic TunerMitsumi
Mitsumi


Index : 0  1  2  3  4  5  6  7  8  9  A  B  C  D  E  F  G  H  I  J  K  L  M  N  O  P  Q  R  S  T  U  V  W  X  Y  Z



www.DataSheet.in    |   2017   |  संपर्क   |   खोज     |   English